

QCLA4 / QCLA5


Eureka 10FG


LA-8861P REV 0.2 Schematic

Intel Processor (Ivy Bridge) / PCH(Panther Point)

2012-02-09 Rev 0.2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date	Sheet
				Tuesday, February 14, 2012	1 of 58





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	Power Tree
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev 0.2
Size	Document Number	QCILA LA-8861P M/B			
Date	Tuesday, February 14, 2012	Sheet	3	of	58

Voltage Rails						
(O MEANS ON X MEANS OFF)						
power plane State	+RTCVCC	B+	+5VL +3VL	+5VALW +3VALW +VSB	+1.5V	+5VS +3VS +1.8VS +1.5VS +1.05VS +0.75VS +CPU_CORE +VGA_CORE +GFX_CORE +VTT +VRAM_1.5VS +3VS_DGPU +1.05VS_DGPU
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

PCH SM Bus Address			
Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b
+3VS	Clock Generator	D2 H	1101 0010 b
+3VS	WLAN/WIMAX		
+3VS	Clock Generator		

EC SM Bus1 Address				EC SM Bus2 Address			
Power	Device	HEX	Address	Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b	+3VS	PCH	96 H	1001 0110 b
				+3VS	ATI GPU	82 H	1000 0010 b
Power	Device	HEX	Address				

Platform	SKU	CPU	PCH	VGA
Chief River		Clarksfield	HM76ES2/HM70C0 (PCHB0@/HM70C0@)	Themes/Chlsea (TH@/CH@)

BTO Option Table

Function	SKU	MIC		LAN		TPM			
description	SKU	MIC		LAN		TPM			
explain	PX4(reserve)	Dig Mic	Analog Mic	10/100M	Giga	9635	9655		
BTO	PX4@	CAM@	AMIC@	8105ELDO@	8111FVB@	TPM9635@	TPM9655@		

Function							
description							
explain							
BTO							

Function							
description							
explain							
BTO							

Function		
description		
explain		
BTO		

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#
	Full ON	HIGH	HIGH	HIGH
S1(Power On Suspend)		HIGH	HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH	HIGH
S4 (Suspend to Disk)		LOW	LOW	HIGH
S5 (Soft OFF)		LOW	LOW	LOW
G3		LOW	LOW	LOW

Power-Up/Down Sequence

All the ASIC supplies, except for VDDR3, must full nominal voltages within 20 ms of the start of the shorter ramp-up duration is preferred. There is no ramp up of VDDR3 relative to other power rails.


The external pull-up resistors on the DDC/AUX sign ramp up before or after both VDDC and VDD_CT have r VDDC and VDD_CT should not ramp up simultaneously. should reach 90% before VDD_CT starts to ramp up (o For power down, reversing the ramp-up sequence is

y reach their respective amp-up sequence, though a timing requirement on the


als (if applicable) should amp up.

For example, VDDC r vice versa).

recommended.







Note:
PX4.0 +VGA_CORE,VDDCI,+1.5VGS ON
PX4.0 +3VGS, +1.0VGS,+1.8VGS OFF
PX5.0 +3VGS,+VGA_CORE,VDDCI,+1.5VGS,+1.0VGS,+1.8VGS OFF






! 5 +. ?@ % AB 9>?@; 8 2 5;
! 5 +. ?@ % 5** AB 9>?@ 5;
! 5 +B 9>?@; 8 2 5** A B 9>?@ 0 5 6 5; 1 8 C B 9>6

! "##\$! "##% \$ & "##\$ "##% (\$ "##! & \$	" 8 9	:/	0 5	
# ! "##\$ #) * + , ! "## \$ #) # + , ! "##\$	"	5**	5;	
#) # + , ! "## \$ "##\$ "## \$ # "##\$ "## \$	"	5**	5;	
# ..! "##\$ " \$ ' "	"	5**	5;	
#) * + , ! "## \$ #) # + , ! "## \$ # ..! "## \$	"	5**	5;	
' "	"	5**	5;	
! "##	"	5**	5;	
"##% /	/ / "	5**	5;	
0 *! "## 1 2 3 4 "\$	'	5**	5;	
0 5 6	"##		! "##	
"##%	"	5**	5**	
"## 7"##	&0#	5**	5**	







Please place near JCPU




by ESD request and place near CPU





Buffered Rest to CPU




FAN Control Circuit (RPM)



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/11/11		Deciphered Date		2012/12/31		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Ivy Bridge_JTAG/XDP/FAN			
						Document Number		Rev	
						QCLA4 LA-8861P M/B		0.2	
						Date		Tuesday, February 14, 2012	
						Sheet		6 of 58	



TYCO_2013620-2_IVY BRIDGE





PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 m ohm (4 mils)
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 m ohm (12 mils)




	PEG	DG suggest AC cap
IVY Bridge	Gen1/Gen2	75 nF~265 nF
	Gen3	180 nF~265 nF
SANDY Bridge	Gen1/Gen2	100 nF~220 nF

AMD GPU (Themes & Chlsea) only support up to Gen2


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				0.2
				Date: Tuesday, February 14, 2012
				Sheet 7 of 58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Ivy Bridge_DDR3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 8 of 58




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				lvvy Bridge_POWER-1
				Document Number
				QCLA4 LA-8861P M/B
				Rev 0.2
				Date: Tuesday, February 14, 2012
				Sheet 9 of 58




VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.90 V
0	1	0.80 V
1	0	0.725 V
1	1	0.675 V

For Sandy Bridge



Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE RESPONSIBLE DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Rev
				Document Number	0.2
				Customer	
				QCLA4 LA-8861P M/B	
				Date	Tuesday, February 14, 2012
				Sheet	11 of 58



Reverse Type DDR3 SO-DIMM B

DDR_B_DQS[0..7] <8>
DDR_B_DQS[0..7] <8>
DDR_B_D[0..63] <8>
DDR_B_MA[0..15] <8>

Close to JDDR.L1

Close to JDDR.L126

Layout Note:
Place near JDDR.L

Layout Note: Place these 4 Caps near
Command and Control signals of DIMMB



Layout Note:
Place near JDDR.L203 and 204

Swap DIMMB to DDR3L
(for layout concern)


Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	DDRIII-SODIMM1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 13 of 58





GFX PCIE LANE REVERSAL

LVDS Interface





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	ATI_SeymourXT_M2_PCIE/LVDS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCLA4 LA-8861P M/B
				Date	Tuesday, February 14, 2012
				Sheet	14 of 58
				Rev	0.2









Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/08/01		Deciphered Date		2013/01/01		Title			
								ATI SeymourXT_M2_BACO POWER			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Docu		Rev	
								Number		M/B ²	
								QCLA4 LA-8861P			
Date:				Tuesday, February 14, 2012				Sheet		16 of 58	







This basic topology should be used for DRAM_RST for Capacitors and Resistor values are an example only. Cap values will depend on the DRAM Load and be calculated for different Memory, DRAM Load and board Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (w 5mm) except Rser2

DDR3/GDDR5. These The Series R and have to be rd to pass Reset

route 50ohms single-ended/100ohms diff and keep short Debug only, for clock observation, if not needed, D 5mil 5mil


NI

Security Classification	Compal Secret Data	
Issued Date	2011/08/01	Deciphered Date
	2013/01/01	


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.		
Title		
ATI SeymourXT_M2_MEM IF		
Size	Document Number	Rev
Custom	QCLA4 LA-8861P M/B	02
Date:	Tuesday, February 14, 2012	Sheet
	19	of 58

CHANNEL A: 256MB/512MB DDR3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/01	Deciphered Date	2013/01/01	Title	ATI SeymourXT M2 VRAM B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Document Number
				QCLA4 LA-8861P MB	
Date:		Tuesday, February 14, 2012		Sheet	21 of 58






	Bits[5:4]	Bits[3:1]	Capacitor	R_pu	R_pd
PS_0[5:1]	1 1	0 0 1	NC	8.45k	2k
PS_1[5:1]	1 1	0 0 0	NC	NC	4.75k
PS_2[5:1]	0 0	0 0 0	680 nF	NC	4.75k
PS_3[5:1]	1 1	0 0 0	NC	NC	4.75k




VRAM Straps

	!	"#\$%"	"#\$%"	"#\$%"
64MX16 (1G)	H5TGT683DFR-11C			
64MX16 (1G)	K4W1G1646G-BC11	0	0	1
* 128M16 (2G)	H5TQ2G63BFR-11C	1	0	1
* 128M16 (2G)	K4W2G1646C-HC11	0	1	1
		1	1	1



Modify VRAM Straps different from AMD platform
(Because BIOS team want to Common VBIOS,
Seperate VRAM Straps could be easily control VRAM
if AMD & Intel have different VRAM turning setting)



CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE
GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 10K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE






MLPS Bit	STRAPS	Conventional Pin Strap Equivalent	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
PS_0[3:1]	ROMIDCFG(2:0)	GPIO[13:11]	Memory aperture size select 256MB: 0 0 1	0 0 1
PS_0[4]	N/A	GENLK_VSYNC	Must be 1 at rest. (Chelsa PRO)	1
PS_1[1]	STRAP_BIF GEN3_EN_A	GPIO2	PCIe Gen3 capability 0: 2.5GT/s 1: 5GT/s	0
PS_1[2]	STRAP_BIF CLK_PM_EN	GPIO8	PCIe clock power management capability.	0
PS_1[3]	N/A	GENLK_CLK	Must be 0 at rest. (Chelsa PRO)	0
PS_1[4]	TX_PWRS_ENB	GPIO0	PCIe full TX output swing 0: Half swing 1: Full swing	1
PS_1[5]	TX_DEEMPH_EN	GPIO1	PCIe transmitter de-emphasis enable 0: Disable 1: Enable	1
PS_2[1] PS_2[2]	N/A	N/A	Reserved	N/A
PS_2[3]	BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM 0: Disable 1: Enable	0
PS_2[4]	VGA DIS	GPIO9	VGA disable 0: Enable 1: Disable	0
PS_2[5] PS_3[3:1]	N/A	N/A	Reserved	N/A
PS_0[5] PS_3[4] PS_3[5]	AUD_PORT_CONN _PINSTRAP[0] AUD_PORT_CONN _PINSTRAP[1] AUD_PORT_CONN _PINSTRAP[2]	N/A	Audio-capable display outputs 0 0 0 All endpoints are usable 1 1 1 No usable endpoints.	1 1 1
AUD[1] AUD[0]	HSYNC VSYNC		AUD[1] AUD[0] 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0

AMD RESERVED CONFIGURATION STRAPS



ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT I NSTALL
RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP " LOW" AND
NOT CONFLICT DURING RESET

GPIO21 H2SYNC GENERICC GPIO2 GPIO8

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	ATI_STRAP PINS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Custom
Date:	Tuesday, February 14, 2012	Sheet	22	of	58





LVDS cable JLVD51.2 need to contact GND








Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/11/11				Title			
				Deciphered Date				LVDS			
				2012/12/31				Document Number			
								QCLA4 LA-8861P M/B			
								Rev 0.2			
								Date: Tuesday, February 14, 2012			
								Sheet 23 of 58			

CRT CONNECTOR



Reserve 10 ohm for debug CRT


From VGA for debug CRT




2/9: Add for ESD request

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCLA4 LA-8861P M/B
				Date	Tuesday, February 14, 2012
				Sheet	24 of 58


<29> UMA_HDMI_TXC+ CV336 1 2 0.1U_0402_10V7K UMA_DVI_TXC+
<29> UMA_HDMI_TXC- CV337 1 2 0.1U_0402_10V7K UMA_DVI_TXC-
<29> UMA_HDMI_TX0+ CV338 1 2 0.1U_0402_10V7K UMA_DVI_TXD0+
<29> UMA_HDMI_TX0- CV339 1 2 0.1U_0402_10V7K UMA_DVI_TXD0-
<29> UMA_HDMI_TX1+ CV340 1 2 0.1U_0402_10V7K UMA_DVI_TXD1+
<29> UMA_HDMI_TX1- CV341 1 2 0.1U_0402_10V7K UMA_DVI_TXD1-
<29> UMA_HDMI_TX2+ CV342 1 2 0.1U_0402_10V7K UMA_DVI_TXD2+
<29> UMA_HDMI_TX2- CV343 1 2 0.1U_0402_10V7K UMA_DVI_TXD2-





change to 67ohm




2/9: Add for ESD request




2/9: Add for ESD request




HDMI Connector




Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2011/11/11		Deciphered Date		2012/12/31		Title		HDMI Conn.					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Document Number		QCLA4 LA-8861P M/B					
								Date		Tuesday, February 14, 2012		Sheet		25 of 58	
								Rev		0.2					








Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH_DMI/FDI/PM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev
				Custom	QCLA4 LA-8861P M/B	0.2
				Date:	Tuesday, February 14, 2012	Sheet 28 of 58




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCH_CRT/LVDS/HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	QCLA4 LA-8861P M/B
				Date	Tuesday, February 14, 2012
				Sheet	29 of 58
				Rev	0.2




A16 Swap Override Strap	
WL_OFF#	★ Low= A16 swap override Enable High= A16 swap override Disable

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			PCH_PC/USB/NAND	
			Document Number	Rev
			Customer	QCLA4 LA-8861P M/B
			Date	Tuesday, February 14, 2012
			Sheet	30 of 58




Follow Compal ORB
and Intel Check list 460603 V1.5



GPIO




NCTF

PANTHER-POINT_FCBGA989
PCHB0@




DMI & FDI Termination Voltage



NV_CLE	Set to VCC when HIGH
	Set to VSS when LOW




PXS_EN#	H	L
SKU	NonPXS	PXS



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/11/11		Deciphered Date		2012/12/31		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PCH_POWER-2			
						Document Number			
						QCLA4 LA-8861P M/B			
						Date: Tuesday, February 14, 2012			
						Sheet 33 of 58			
						Rev 0.2			



Slot 1 Half PCIe Mini Card-WLAN/ WiMax






WLAN&BT Combo module circuits


	BT on module Enable	BT on module Disable
BT_ON#	H	L

For isolate Intel Rainbow Peak and
Compal Debug Card.



+3VALW TO +3V_WLAN
for AOAC and WOWL




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PCIe-WLAN/GCLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				QCLA4 LA-8861P M/B		
Date:	Tuesday, February 14, 2012	Sheet	36	of	58	



CardReader Conn.







TPM1.2 on board






Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				QCLA4 LA-8861P M/B	0.2
				Date: Tuesday, February 14, 2012	Sheet 36 of 58


Sleep & Charge Function




35mA for 3.3V level




Analog MIC




placement near Audio Codec




EC Beep




PCI Beep





Ext.MIC/LINE IN JACK







SPK Conn.



Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	








Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/11	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Compal Electronics, Inc.				
HDA-ALC259				
Date: Tuesday, February 14, 2012				
Sheet 40 of 58				



Voltage Comparator Pins FOR 9012 A3

	>1.2V	<1.2V
VCIN0 pin109	HIGH	LOW
VCIN1 pin102	LOW	HIGH
VCOUT0 pin104	HIGH	LOW
VCOUT1 pin103	LOW	HIGH





VGA_SEL (for thermal sensor)



	High	Low
Pin117	Thames	Chelsea
Address	82h	9Ah

LPC Debug Port

Place the PAD under DDR DIMM.




KEYBOARD CONN.




Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/11/11	Deciphered Date	2012/12/31		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Debug/KB				
					Size	Document Number			Rev
						QCLA4 LA-8861P M/B			0.2
					Date:	Tuesday, February 14, 2012	Sheet	42	of


Touchpad Connector



WiMAX LED




SATA LED




ESD solution

EMI solution

Screw Hole




ISPD




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/11/11	Deciphered Date	2012/12/31	Title	PWR/TP/LED/LP/LS/Screw		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					QCLA4-LA-8861P M/B	0.2	
Date:				Tuesday, February 14, 2012	Sheet	43	of 58

+3VALW TO +3VS






change R409 to 120k 5%


+5VALW TO +5VS




For S3 CPU Power Saving






+5VS TO +5VS_ODD






PH1 near CPU bottom side :
CPU thermal protection at 93 +3 degree C
Recovery at 56 +3 degree C



Please locate these parts
Near EC chip



RTC Battery



for reverse input protection



Vin Dectector & ILIM



$2.4 < V_{detect} < 3.15V$

	Min.	Typ	Max.
H-->L		17.296V	
L-->H		17.7V	


ILIM and external DPM 3A

Security Classification		Compal Secret Data	
Issued Date	2009/01/23	Deciphered Date	2010/01/23
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
PWR-CHARGER			
Title	Document Number	SAMSUNG	Rev 0.2
Date:	Tuesday, February 14, 2012	Sheet	46 of 58






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	PWR-1.5VP / +0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.2
				SAMSUNG	
Date:	Tuesday, February 14, 2012	Sheet	48	of	58



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2012/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-V1.05SP	
Size		Document Number		Rev	
Custom		SAMSUNG		0.2	
Date:		Tuesday, February 14, 2012		Sheet 49 of 58	









QC 45W CPU (HF)
solution: 3+2
MOS: cpu_core --> 2(AON7518) 1(FDMS0308AS)
Gfx_core --> 2(AON7518) 1(FDMS0308AS)

QC 45W CPU
solution: 3+2
MOS: cpu_core --> 1(AON7518) 1(FDMS0308AS)
Gfx_core --> 1(AON7518) 1(FDMS0308AS)

DC 35W CPU
solution: 2+1
MOS: cpu_core --> 1(AON7518) 1(FDMS0308AS)
Gfx_core --> 1(AON7518) 1(FDMS0308AS)

QC 45W CPU
VID1=0.9V
IccMax=94A
Icc_Dyn=66A
Icc_TDC=56A
R_LL=1.9m ohm
OCP=110A


DC 35W CPU
VID1=1.05V
IccMax=53A
Icc_Dyn=43A
Icc_TDC=33A
R_LL=1.9m ohm
OCP=65A




QC 45W GT2
VID1=1.23V
IccMax=46A
Icc_Dyn=37A
Icc_TDC=38A
R_LL=3.9m ohm
OCP=55A

DC 35W GT2
VID1=1.23V
IccMax=33A
Icc_Dyn=20.2A
Icc_TDC=21.5A
R_LL=3.9m ohm
OCP=40A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2010/12/31	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-CPU_CORE
Size	Document Number	Rev		
C	QCL70	0.2		
Date:	Tuesday, February 14, 2012	Sheet	53	of 58






lpeak=30A
Imax=21A
F=300kHz
Total capacitor
1320u
ESR=2.25m ohm

Thames XT

VID4	VID3	VID1	
0	0	0	X
0	1	0	1.0V
1	0	0	0.9V
1	0	1	0.875V

	Thames XT	Chelsea Pro
VGA_PCIE	1.0V	0.95V
PR-722	47.5K SD034475280	63.4K SD03463K280



1.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PU330 to RT8205L	Change source
2.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16V	SP	Change PU400 to RT8237C	Change source
3.	2011/09/29	P54-PWR_+VCCSAP/1.8VSP		Change PU450 to SY8037B	Change source
4.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change HMOS to MDV1525	Change source
5.	2011/09/29	P53-PWR_ +1.05VS_VCCP/+16V	SP	Change HMOS to MDV1525	Change source
6.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Change PD5,PD6 to SCA00001G00	ESD team request
7.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR589 from 348 to 8.06k	FAE suggestion
8.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR590 from 3.65k to 806	FAE suggestion
10.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC574 from 680P to 0.033u	FAE suggestion
11.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC577 from 4700P to 0.033u	FAE suggestion
12.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR548 from 1.21k to 8.06k	FAE suggestion
13.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PR550 from 10.7k to 806	FAE suggestion
14.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC547 from 680P to 0.033u	FAE suggestion
15.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Change PC551 from 4700P to 0.033u	FAE suggestion
16.	2011/09/29	P57-PWR +CPU_CORE DECOUPLI	NG	Add snubber and boost resistor	For 3x3 H-MOS solution
17.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR22 120k,PR27 100k, PR32 0 Ohm	For 120W adapter protect(9012)
18.	2011/09/29	P58-PWR_VGA_CORE		Remove PC803, PC804 add PC806 47u	For Nvidia suggestion
19.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Change PC360 to SE000006R80	Change source
20.	2011/09/29	P58-PWR_VGA_CORE		Change PC702 to SE000000H180	Change source
21.	2011/09/29	P49-PWR_BATTERY CONN / OTP		Add PR17 14k, PR33 0 Ohm	For CPU temperature protect(9012)
22.	2011/09/29	P51-PWR_+3VALWP/+5VALWP		Add PR373 0 Ohm	For 3/5 V always power on(9012)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/11/11	Deciphered Date	2012/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		Power PIR	
Size		Document Number		Rev	
Custom		QFKAA		0.2	
Date:		Tuesday, February 14, 2012		Sheet 57 of 58	

HW PIR (Product Improve Record)

QCLA4 LA-8861P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.1 TO 0.2

NO DATE PAGE			MODIFICATION LIST	PURPOSE		
1.	02/01	16	Remove PX_MODE and BACO components		No support PX4.0 by K99's request	
2.	02/01	18	Remove PX_EN and RV125		No support PX4.0 by K99's request	
3.	02/01	12	Change RD9.2 to GND		Correct the DDR SPD address	
4.	02/01	13	Change RD15.1 to +3VS		Correct the DDR SPD address	
5.	02/01	26	Stuff BIOS 2M ROM:UH4,RH267,RH269,	CH100,RH271,RH69,CH21	For win8 common design	
6.	02/01	27	Change JTP footprint to ACES_50504	-0120N-001_12P	Follow connector list	
7.	02/01	40	Add JMIC ACES_50271-0020N-001_2P		From K99's request to change AMIC	
8.	02/01	36	Change JWLAN footprint to ACES_889	11-5204_52P	Follow connector list	
9.	02/01	38	Remove INT_MIC from JCRIO.1		From K99's request to change AMIC	
10.	02/01	37	Reserve PJ31 from +3VALW_PCH to +3	V_LAN	To save power consumption	
11.	02/06	38	Swap LR9		For layout smoothly	
12.	02/06	36	Add UM5,RM21;Reserve RM19,PJ33,Lin	k AOAC_WLAN_PWR_EN# to +3V_WLAN	For WLAN ON/OFF feature	
13.	02/06	43	Connect AOAC_WLAN_PWR_EN# to EC pi	n38; Connect WLAN_RST# to EC pin91	For WLAN ON/OFF feature	
14.	02/06	38	Change JCRIO.1 netname to NBA_PLUG	and change JCRIO.2 to MIC_SENSE	Remove AMic solution on sub/B	
15.	02/06	40	Remove CA64 and add RA32,RA33 to I	ink SENSE_A to UA1.13	Remove AMic solution on sub/B	
16.	02/09	37	Add TL1 on UL1.37		Reserved from vendor's suggestion	
17.	02/09	31	Change UH1.T7 from HDMI_HPD to CHP	3_SERDBG and add RH216 PH 1Kohm	For Serial POST debugger feature	
18.	02/09	24	Delete T66 and link CHP3_SERDBG to	JCRT.4	For Serial POST debugger feature	
19.	02/09	10	Remove CC58		To prevent from short with thermal	
19.	02/09	25	Add D94,D95,D96 on HDMI signal		For ESD request	
20.	02/09	24	DEL D3~D5 and add D97,D98 on CRT s	ignal	For ESD request	
21.	02/09	37	Add D99,D100 on LAN signal		For ESD request	
22.	02/09	35	Add R1000~R1003 between JODD and J	ODDB	Reserve for reducing SATA signal refle	ction
23.	02/09	08	Reserve DRAMRST_CNTRL_EC to QC3		Reserved for DS3 feature	
24.	02/09	41	Reserve DRAMRST_CNTRL_EC to EC pin	89	Reserved for DS3 feature	

www.s-manuals.com