

Compal Confidential

P5WS5 Schematics Document

AMD Sabine

APU Llano / Hudson M3 / Vancouver Whistler_Seymour

DIS only / UMA only / PX Muxless with BACO

2011-04-20

LA-6973P REV: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number P5WS5 LA-6973P Date: Wednesday, April 20, 2011
				Rev 1.0	Sheet 1 of 50

Compal Confidential


Model Name : P5WS5

ZZZ1

PCB
Part Number = DA20JU00100
PCB P5WS5 LA-6973P LS-6902P/6905P/6973P


ZZZ2

46@
HDMI+HDCP LOGO
RO0000003HM




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev
					P5WS5 LA-6973P	1.0
				Date:	Thursday, April 21, 2011	Sheet 2 of 50

CLOCK DISTRIBUTION



DISPLAY DISTRIBUTION



Security Classification	Compal Secret Data						
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title CLOCK / DISPLAY DISTRIBUTION			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	P5WS5 LA-6973P	1.0	
Date:				Wednesday, April 20, 2011	Sheet	3	of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	ON	OFF
+1.0VSG	1.0V switched power rail for VGA	ON	OFF	OFF
+1.1ALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.2VS	1.2V switched power rail for APU	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VSG	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

x = 1 is read cmd, x= 0 is writee cmd.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (VGA)	1001 101X b	9AH

FCH SM Bus 0 address

FCH SM Bus 1 address

Device	Address	HEX	Device	Address	HEX
DDR DIMM1	1101 000X b	D0			
DDR DIMM2	1101 001X b	D2			

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel




Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	NA
1	P5WS5
2	P5WH5
3	P7YE5
4	P7YS5
5	NA
6	NA
7	NA


BTO Option Table


BOM Structure	BTO Item
UMA@	Display output from APU (UMA only or Mux)
UMAO@	UMA only
APULVDS@	APU output LVDS (UMA only or Mux)
TL@	Translator (UMA only or Mux)
APUEDP@	APU output eDP
VGA@	Use VGA (Mux or DIS only)
DISO@	Display output from VGA (DIS only)
VAN@	Use Vancouver VGA
MAN@	Use Manhattan VGA
GRAN@	Use Granville VGA
SEYM@ WHIS@	VGA P/N
PX@ WOPX@	With & Without PX function
BACO@	BACO function (Mux)
WOBACO@	Without BACO function (Mux)
VGALVDS@	VGA output LVDS (DIS only)
VGAEDP@	VGA output eDP (DIS only)
128@	Use VRAM channel A&B
X76@	VRAM ID Table
M2@	Use Hudson-M2
M3@	Use Hudson-M3
EDP@	Use eDP display (Shared components)
USB30@	USB30 on M/B
USB20@	USB20 on M/B
3G@	With 3G function
930@	Use EC 930
9012@	Use EC 9012
ZERO@	ZERO Power ODD function
HDT@	HDT debug port





BOM Config

Security Classification	Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Notes List		
					Size B	Document Number P5WS5 LA-6973P	Rev 1.0
					Date:	Wednesday, April 20, 2011	Sheet 4 of 50






Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 PCIE / UMI / TSI		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Cust	P5WS5 LA-6973P	1.0	
				Date	Wednesday, April 20, 2011	Sheet	6 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	AMD FS1 DDRIII I/F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	7 of 50
				Rev	1.0




Power Name	Consumption
VDD +CPU_CORE	54A
VDDNB +CPU_CORE_NB	27.5A
VDDIO +1.5V	4.6A
VDDP / VDDR +1.2VS	3A / 3.7A
VDDA +2.5VS	0.5A

CORE_NB 330uF X 2 22uF X 4	CPU_CORE 330uF X 4 22uF X 11
----------------------------------	------------------------------------




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMD FS1 PWR / GND
Size	Document Number	P5WS5 LA-6973P		Rev 1.0
Custom		Date: Wednesday, April 20, 2011		Sheet 9 of 50

HPD




HDMI HPD
Page 23


Panel ENBKL



Panel ENVDD




Panel PWM



Q15 / Q19 / Q21 change to SB000006A00
20101228



Security Classification		Compal Secret Data			
Issued Date		2010/08/04	Deciphered Date	2010/08/04	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				AMD FS1 Singal Level Shifter	
				Size	Document Number
				Custor	P5WS5 LA-6973P
				Date:	Wednesday, April 20, 2011
		Sheet	10	of	50
					Rev 1.0



DIMM_A STD H:8mm
 <Address: 00>


DDRA_SDQ[0.63] <7>
 DDRA_SDM[0.71] <7>
 DDRA_SMA[0.15] <7>

Place near DIMM1





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/04				Title			
				Deciphered Date				DDRIII SO-DIMM 1			
				2010/08/04				Size			
								Document Number			
								P5WS5 LA-6973P			
								Rev			
								1.0			
								Date			
								Wednesday, April 20, 2011			
								Sheet			
								11 of 50			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DDR_B_SQ[0.63] <7>
 DDR_B_SDM[0.7] <7>
 DDR_B_SMA[0.15] <7>

Place near DIMM2



DIMM_B STD H:4mm

<Address: 01>

P/N: SP07000H800


F/P: FOX_AS0A626-U4SN-7F_204P

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DDRIII SO-DIMM 2	
				Size Custom	P5WS5 LA-6973P
				Date: Wednesday, April 20, 2011	Rev 1.0
				Sheet 12 of 50	



GFX PCIE LANE REVERSAL

<DIGON>
Controls panel digital power on/off.
Active High ,external PD need

<VARY_BL>
LCD PWM (pulse width modulated)
output to adjust LCD brightness
Active High ,external PD need



For UMA Mux.



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/07/12		Deciphered Date		2012/07/12		Title	
										Vancouver PCIE / LVDS	
										Document Number	
										P5WS5 LA-6973P	
										Rev	
										1.0	
										Date	
										Wednesday, April 20, 2011	
										Sheet	
										13 of 50	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Strap Name	Pin Straps description <all internal PD>	Setting
VIP_DEVICE_EN	V2SYNCR (GENLK_VSYNCR) VIP Device Strap Enable Indicates to the software driver (Internal PD) 0: Driver would ignore the value sampled on VHAD_0 during reset 1: VHAD_0 to determine whether or not a VIP slave device	0
VGA_DIS	GPI09 VGA Disable determines (Internal PD) 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
TX_PWRS_ENB	GPI00 Transmitter Power Saving Enable (Internal PD) 0: 50% Tx output swing 1: full Tx output swing	1
TX_DEEMPH_EN	GPI01 PCI Express Transmitter De-emphasis Enable (Internal PD) 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
CONFIG[2]	GPI013 GPI012 GPI011 GPI010 GPI012,12,11 (config 2,1,0) : (Internal PD) a) If BIOS_ROM_EN = 1, then Config[2:0] defines the ROM type. b) If BIOS_ROM_EN = 0, then Config[2:0] defines the primary memory aperture size. 128 MB 000 256 MB 001 64 MB 010	001
BIOS_ROM_EN	GPI022 Enable external BIOS ROM device (Internal PD) 0: Disable, 1: Enable	0
AUD[1] AUD[0]	HSYNCR VSYNCR 00: No audio function; 01: Audio for DisplayPort and HDMI if adapter is detected; 11: Audio for both DisplayPort and HDMI	11
BIF_GEN2_EN	GPI02 Advertises the PCI-E device as 2.5 GT/s capable at power-on 1= Advertises the PCI-E device as 5.0 GT/s capable at power-on 5.0 GT/s capability will be controlled by software	0
RESERVED	H2SYNCR (GENLK_VSYNCR) GPI08 GPI021 Internal use only. THIS PAD HAS AN INTERNAL PULL-DOWN AND MUST BE 0 V AT RESET. The pad may be left unconnected	DNI

Don't have this strap on Whistler and Seymour

NC on Park, Robson and Seymour
NC on Park, Robson

NC on Park, Robson and Seymour

Global Swap Lock on Multiple GPUs







GPI05 fast-power reduction:
HW control will cause display disturb
should use SW method control
GPI06 voltage control signal, No use can NC!

DISCRETE ONLY
PD 100K at LC side
<15> VGA_ENBLK


GPI07 Controls backlight on/off.
Active High, need external PD
If GPI022 High, GPI0 11-13->CFG[0:2]
Config ROM type, GPU has internal PD

GPI06,15,16,20
Voltage control signal
GPI06,15 no use can NC
Thermal monitor interrupt
GPI06,15 no use can NC

Reserved
External BIOS device
ON(1)/OFF(0) Inter PD
Internal Debug
no use can floating
ON(1)/OFF(0)
Stereo Sync
no use can NC
For ATI Cross fire
no use can NC



Future ASIC call MLPS.
OLD ASIC is Fan PWM



NC on Park, Robson and Seymour



Not share via for other GND

NC on Whistler and Seymour

Whistler and Seymour
Except A2VSSQ change to TSVSSQ,
others are NC


NC on Park, Robson and Seymour


NC on Park, Robson and Seymour




GPI08 Serial-ROM output from ROM
GPI09 Serial-ROM input to ROM.
GPI010 Serial-ROM clock to ROM.
GPI022 external BIOS-ROM enable
GPI08, GPI09, GPI010 no use can NC
GPI022
Enable need 3K PH, no use must NC

If GPI022 High, GPI0 11-13->CFG[0:2]
Config ROM type, GPU has internal PD
If GPI022 Low, GPI0 11-13->CFG[0:2]
Config Primary memory-aperture size
CFG[3:0]
128MB 000
256MB 001
64MB 010





Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Vancouver Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				P5WS5 LA-6973P	
				Date	Wednesday, April 20, 2011
				Sheet	16 of 50




DPA_VDD18,DPA_PVDD,DPB_VDD18,DPB_PVDD
can combian to DPAB_VDD18
DPC_VDD18,DPC_PVDD,DPD_VDD18,DPD_PVDD
can combian to DPCD_VDD18
(DPD_VDD18,DPD_PVDD not applicable on Robson/Park)
DPE_VDD18,DPE_PVDD,DPF_VDD18,DPF_PVDD
can combian to DPEF_VDD18

DPx-VSSR,DPx_PVSS can combian to DP_VSSR
(Manhattann should have individual GND)
where x is A,B,C,D,E,F


Seymour/Whistler :
DPA_VDD10,DPB_VDD10
can combian to DPAB_VDD10
DPC_VDD10,DPD_VDD10
can combian to DPCD_VDD10
DPE_VDD10,DPD_VDD10
can combian to DPEF_VDD10


Park/Madison :AL21left NC

Seymour/Whistler:
AL21:PX_EN
use to control discreate GPU regulators
for power express BACO mode
Support BACO:
output High3.3V:turn off regulators (BACO mode on)
output Low0V:turn on regulators (BACO mode off)
need PD resistor
No support BACO:
left NC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	Vancouver Power/GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date	Wednesday, April 20, 2011
				Sheet	17 of 50






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/12	Deciphered Date	2012/07/12	Title	VRAM DDR3 / Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	P5WS5 LA-6973P	1.0
				Date:	Wednesday, April 30, 2014	Sheet


Power Sequence of Granville



Power Sequence of Whistler and Seymour



For PX sequence, >2mS delay is required between PE_GPIO1 and VGA_PWR_ON












VGA Muxless and Dis only Status Mapping table			
	Dis only	Muxless High performance GPU	Muxless Power-saving GPU
VGA_PWR_ON	1	1	0
1.5_VDDC_PWREN	1	1	0
+3.3VSG	ON	ON	OFF
+1.8VSG	ON	ON	OFF
+1.0VSG	ON	ON	OFF
+VGA_CORE	ON	ON	OFF
+1.5VSG	ON	ON	OFF
+BIF_VDDC	+VGA_CORE	+VGA_CORE	OFF

VGA Muxless with BACO Status Mapping table		
	Normal mode	BACO mode
PX_EN	0	1
1.5_VDDC_PWREN	1	0
VDDC_EN	1	0
1.0_EN	0	1
+3.3VSG	ON	ON
+1.8VSG	ON	ON
+1.0VSG	ON	ON
+VGA_CORE	ON	OFF
+1.5VSG	ON	OFF
+BIF_VDDC	+VGA_CORE	+1.0VSG

VGA Power Enable Signal Mapping table		
	Graville	Whistler and Seymour
VGA_PWR_ON source signal	INT_VGAPWR_ON	VGA_ON
+3.3VSG	VGA_PWR_ON	SUSP#
+1.8VSG	VGA_PWR_ON	VGA_PWR_ON
+1.0VSG	VGA_PWR_ON	VGA_PWR_ON
+VDDCI	VGA_PWR_ON	Combine with +VGA_CORE
+VGA_CORE	VGA_PWR_ON	1.5_VDDC_PWREN
+1.5VSG	VGA_PWR_ON	1.5_VDDC_PWREN

VGA Power ON Circuit








APU Co-lay eDP function Use common via




EEROM




Security Classification				Compal Secret Data				Title			
Issued Date				2010/08/04				Document Number			
Deciphered Date				2010/08/04				P5WS5 LA-6973P			
Date				Wednesday, April 20, 2011				Rev 1.0			
Sheet				21				of 50			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Panel LCDVDD Control






Panel Backlight Control





Panel PWM Control




eDP HDP for APU and VGA



Place near LVDS Conn




Translator LVDS Output





VGA LVDS Output

VGA Co-lay eDP function




UMA		DIS		Panel
LVDS	eDP	LVDS	eDP	Conn.
APU_TXOUT0+ APU_TXOUT0-		VGA_TXOUT0+ VGA_TXOUT0-		TXOUT0+ TXOUT0-
APU_TXOUT1+ APU_TXOUT1-	DP0_TXP1_R DP0_TXN1_R	VGA_TXOUT1+ VGA_TXOUT1-	eDP_TX1P eDP_TX1N	TXOUT1+ TXOUT1-
APU_TXOUT2+ APU_TXOUT2-	DP0_TXP0_R DP0_TXN0_R	VGA_TXOUT2+ VGA_TXOUT2-	eDP_TX0P eDP_TX0N	TXOUT2+ TXOUT2-
APU_TXOUT_CLK+ APU_TXOUT_CLK-		VGA_TXCLK+ VGA_TXCLK-		TXCLK+ TXCLK-
APU_TZOUT0+ APU_TZOUT0-		VGA_TZOUT0+ VGA_TZOUT0-		TZOUT0+ TZOUT0-
APU_TZOUT1+ APU_TZOUT1-		VGA_TZOUT1+ VGA_TZOUT1-		TZOUT1+ TZOUT1-
APU_TZOUT2+ APU_TZOUT2-		VGA_TZOUT2+ VGA_TZOUT2-		TZOUT2+ TZOUT2-
APU_TZOUT_CLK+ APU_TZOUT_CLK-		VGA_TZCLK+ VGA_TZCLK-		TZCLK+ TZCLK-
APU_LVDS_CLK APU_LVDS_DAT	DP0_AUXP_R DP0_AUXN_R	VGA_LCD_CLK VGA_LCD_DATA	eDP_AUXP eDP_AUXN	I2C_SCL I2C_SDA

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/08/04		Title	
		Deciphered Date		2010/08/04	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size B		Document Number			
		P5WS5 LA-6973P			
Date:		Wednesday, April 20, 2011		Sheet 22 of 50	
		Rev 1.0			




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	HDMI Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WS5 LA-6973P
				Rev	1.0
Date:		Wednesday, April 20, 2011		Sheet	23 of 50




Use common via


From FCH




From VGA




Close to Conn side



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector		
				Size B	Document Number	Rev 1.0
				P5WS5 LA-6973P		
Date		Wednesday, April 20, 2011		Sheet	24 of 50	




PCIE_RST2 : Reset PCIE device on Hudson2



STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

PCI_AD26	PCI_AD27		PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT



If support ML DAC power down when no VGA plug




VGA_PD: Support MLDAC power
save if not connect
0: MLDAC power on
1: MLDAC power off

Check VGA_PD states



<26> VGA_PD


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Hudson-M2/M3-STRAP		
				Size	Document Number	Rev
				Custom	P5WS5 LA-6973P	1.0
				Date	Wednesday, April 20, 2011	Sheet 28 of 50



Security Classification	Compal Secret Data		
Issued Date	2010/08/04	Deciphered Date	2010/08/04
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			

SATA ODD Conn. Follow P5WE0







Mini-Express Card for WLAN Follow P5WE0

Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

TOP View - Right




For BCM WLAN lost issue:
Change C1339 from 4.7uF to 10uF
Change C1340,C1341 from 0.1uF to 1uF
20110419




Remove MINI2

30 Pin USB30/B Conn



Change to Zif Conn. (SP010015Z00)
20101229



12 Pin USB20/B Conn
(Port 11, 12)




For ESD request




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/27				Deciphered Date			
2010/08/27				2011/08/11				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB2.0 / USB3.0				Size			
				Custom				Document Number			
				P5WS5 LA-6973P				Rev			
				Date: Wednesday, April 20, 2011				Sheet 34 of 50			


For HD Camrea




For 3G / GPS




Bluetooth Conn. Follow P5WE0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	USB2.0/3.0 CONN/USB/B CONN/LAN CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				P5WS5 LA-6973P	Rev 1.0
				Date: Wednesday, April 20, 2011	Sheet 35 of 50




Power Button




POWER/B Follow P5WE0



TP Conn. Follow P5WE0





KB Conn. Follow P5WE0




LED Follow P5WE0

LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		

EC Request




EC BIOS ROM




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/04	Deciphered Date	2010/08/04	Title	BIOS, I/O Port & K/B CONN/TP CONN/PBTN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				B	P5WS5 LA-6973P	1.0	
				Date:	Wednesday, April 20, 2011	Sheet	37 of 50



+5VALW TO +5VS (5A)





+3VALW TO +3VS (3.3A)



+1.5V TO +1.5VS (1.5A)




+1.1VALW TO +1.1VS (1.1A)





VGA Power













+1.5V to +1.5VSG (1.5A)



+3VS to +3VSG (3.3A)



Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/04	Deciphered Date	2010/08/04	DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number P5WS5 LA-6973P
				Date: Wednesday, April 20, 2011	Rev 1.0




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Pre-charge	
Size	Custom	Document Number	P5WS5 LA-6973P	Rev	1.0
Date:	Wednesday, April 20, 2011	Sheet	40	of	50

$I_{ada}=0\sim 4.74A\ (90W/19V=4.736A)$

$CP = 85\% \cdot I_{ada} ; CP = 4.07A$

$ADP_I = 19.9 \cdot I_{adapter} \cdot R_{sense}$




CP mode
 $I_{input} = (1/0.02) (0.05 \cdot V_{ac1m} / 2.39 + 0.05)$
where $V_{ac1m} = 1.502V$, $I_{input} = 4.07A$

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V



$CC=0.6\sim 4.48A$ $I_{REF}=0.7224 \cdot I_{charge}$ $I_{REF}=0.43V\sim 3.24V$
--

Ki
 $V_{chlim} = I_{ref} \cdot (PR374 / (PR372 + PR374))$
 $= I_{ref} \cdot (100K / (80.6K + 100K))$
 $= I_{ref} \cdot 0.5537$
 $I_{charge} = (165mV / PR369) \cdot (V_{chlim} / 3.3V)$
 $= (165mV / 20m) \cdot (1 / 3.3V) \cdot I_{ref} \cdot 0.5537$
 $= 1.3842 \cdot I_{ref}$
 $I_{ref} = 0.7224 \cdot I_{charge} \Rightarrow Ki = 0.7224$

Kv
Rinternal ic=514K Rec=3K R1=PR379=15.4K R2=PR381=31.6K
 $R = 514K / (31.6K / ((15.4K + 3K) / 11.372K))$
 $r = 514K / (514K / (31.6K + 28.14K))$
 $V_{cell} = 0.175 \cdot V_{adj} + 3.99V$
 $4.2V = 0.175 \cdot V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$
 $V_{adj} = V_{ref} \cdot (R / (R + 514K)) + CALIBRATE \cdot (r / (r + 514K))$
 $1.1483 = CALIBRATE \cdot 0.6046 \Rightarrow CALIBRATE = 1.899$
 $1.899 = (4.2 - (V_{cell} + A \cdot 0.175)) \cdot Kv = (4.2 - (4.2 + A \cdot 0.175)) \cdot Kv$
 $A = V_{ref} \cdot (R / (R + 514K)) = 0.052$
 $Kv = 9.451$




PJP2
SUYIN_200275GR008G13GZR



PH1 under CPU botten side :

CPU thermal protection at 92 degree C
Recovery at 72 degree C



Security Classification				Compal Secret Data		Title	
Issued Date				2010/07/13	Deciphered Date	2011/07/13	2011/07/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number	Rev
				Custom		P5WS5 LA-6973P	1.0
				Date:		Wednesday, April 20, 2011	Sheet 43 of 50

Compal Electronics, Inc.

PWR-BATTERY CONN/OTP


Size
Custom

Document Number
P5WS5 LA-6973P


Rev
1.0

Date: Wednesday, April 20, 2011 Sheet 43 of 50

1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.







1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.




<Vo=1.5V> VFB=0.75V
Vo=0.75*(1+5.9K/5.76K)=1.5V
Fsw=335KHz
Cout ESR=17 mohm Rdson(max)=18 mohm Rdson(typ)=15 mohm
Ipeak=27.7A, Imax=19.39A, Iocp=13.2A
Delta I=((19-1.5)*(1.5/19))/(L*Fsw)=3.9A
=>1/2Delta I=1.95A
Vtripmax=Iocp*Rdson=16.2*5.6*1.3=0.118V
Rcs=Vtrip/9uA=0.118V/9uA=13.1K
choose Rcs=13K
Iocpmax=((13K*11uA)/(0.0045))+1.95A=32A
Iocpmin=((13K*9uA)/(0.0056*1.3))+1.95A=18A
Iocp=9.94A~13.2A


Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title	1.1VALWP/1.5VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	P5WS5 LA-6973P	1.0
				Date:	Wednesday, April 20, 2011	Sheet 44 of 50



- 1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
- 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.





- 1.Enable resistor is must under 140KΩ avoid over enable turn-off threshold voltage.
- 2.Input enable need to reserve a pull-down resistor about 30KΩ to GND.



$V_o = 1.5V$ $V_{FB} = 0.75V$
 $V_o = 0.75 * (1 + 10K / 10K) = 1.5V$
 $F_{sw} = 335KHz$
 $C_{out} ESR = 17 \text{ mohm}$ $R_{dson(max)} = 18 \text{ mohm}$ $R_{dson(typ)} = 15 \text{ mohm}$
 $I_{peak} = 27.7A$ $I_{max} = 19.39A$ $I_{ocp} = 13.2A$
 $\Delta I = ((19 - 1.5) * (1.5 / 19)) / (L * F_{sw}) = 3.9A$
 $\Rightarrow 1/2 \Delta I = 1.95A$
 $V_{tripmax} = I_{ocp} * R_{dson} = 16.2 * 5.6 * 1.3 = 0.118V$
 $R_{cs} = V_{trip} / 9uA = 0.118V / 9uA = 13.1K$
 choose $R_{cs} = 13K$
 $I_{ocpmax} = ((13K * 11uA) / 0.0045) + 1.95A = 32A$
 $I_{ocpmin} = ((13K * 9uA) / (0.0056 * 1.3)) + 1.95A = 18A$
 $I_{ocp} = 9.94A \sim 13.2A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/04/12	Deciphered Date	2010/10/12	Title	+1.2VSP/+1.5VSGP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number P5WS5 LA-6973P
				Date: Wednesday, April 20, 2011	Rev 1.0
				Sheet 46 of 50	





Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1							
2							
3							
4							
5							
6							
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							

Version change list (P.I.R. List)

EVT Stage

- 20101124
1. C5 Change to D2 type
2. JDIMM1 Change to SUYIN
- 20101125
1. Del R1223 (P.34)
2. Del R1107 / R1111 / Q58 (P.39)
3. Del R1179 (P.31)
4. Update Power SCH
5. Add R33 / R34 (P.21)
- 20101126
1. Update Power SCH
- 20101129
1. Remove EC debug conn.
2. Add R35 / R36 / C23 for EMI
3. Add R37 / R38 / R39 / R40 / R41 / R42 for Vender req.
4. R1190 / R1200 change to 47 ohm ro Vender req.
- 20101130
1. Add Project ID R43 / R44 / R45 / R46 / R47 / R48
2. Add R50 for MINI Card option
3. Add C25 / U3 / R51 for SW req.
- 20101201
1. Del T4 / T5
2. Add NEC_USB30_PWR_EN FOR SW req.
- 20101202
1. Del D41.
- 20101203
1. Change APU HDMI Port to PEG12~PEG15 for AMD req.
- 20101206
1. Del C1039.
2. Add R52 for Vender req.
3. R1095 / R1096 change to 51.5 0402 for FSOV acer spec.
4. Del R469.
5. Add R53 for EMI req.
- 20101207
1. Update Power SCH.
2. Update USB30 Conn.
- 20101214
1. Remove R990 / R991 / R1004 / R1005
2. Remove R852
- 20101216
1. No any change , for gerber release .
- 20101221
1. Modify VGA 16X BOM structure.
- 20101225
1. Update Power SCH.
- 20101227
1. MINI2 USB port change to Port 0.
- 20101228
1. Del C27 / C28 / C35 / C36 and move to USB30/B.
2. Change MINI1 / MINI2 / GIGA LAN CLK ports.
3. JUSB3 change to Zif Conn.
- 20110106
1. Unpop SW1.
- 20110107
1. Update MB P/N.

DVT Stage

- 20110124
1. Unpop R997 / R49 for +3VS leakage current.
2. Unpop R1113 / R1115 / R122 / R123 / Q62 / Q89 for VGA power sequence.
3. R119 10K change to 22K 1% for VGA power sequence.
4. Add Q30 for FCH VDDAN_11_CLK leakage current.
5. Add R21 / Q91 for ODD Power sequence.
6. Add L87 for SWR_V12.
7. C18 22U Change to 47U.
8. TEST35 change to PU for HDMI Function.
- 20110127
1. Co-lay KB9012
2. Add C19 / C27 / C28 / C31 for +3VS noise.
3. D26 change to SC600000B00 for BOM.
4. Update Power SCH.
- 20110208
1. Pop Q30 and unpop R25 for FCH A12.
2. C1522 / C1523 change to 33p for TXC test result.
3. Pop R1167 / R1170 / Q90 for ISP function.
4. R21 change to +5VS.
5. Add R604 for +1.5VS leakage current.
- 20110210
1. Add C32 / C33 / C34 for EMI req.
2. Remove H12.
3. Update power SCH.
- 20110211
1. Add T19 / T20 for ICT&ATE test.
- 20110214
1. Add C1082 / C1085 / C1106 / C1107 for DDR.
2. Unpop R29 / R31 / R32 / R51 for USB spec change.
3. Unpop JMINI2 function.
4. Unpop ENBK1 / ENCOD level shifter.
5. R119 change to 30K_0402 1% for VGA Power sequence.
6. Pop R1033 / C1357 for EMI req.

PVT Stage

- 20110301
1. Add function field.
- 20110309
1. Re-name to R03
2. Un-pop C954 / C955 for MINI2 not used.
3. Un-pop C1442 for Audio noise issue.
- 20110324
- 1.Update L29(always on),Q13(@) BOM structure.
2. Add AMD VRAM table
- 20110310
1. R1067 change to PJ33 JUMP.
2. R793 change to PJ34 JUMP.
3. R953 change to PJ35 JUMP.
4. R1177 change to PJ36 JUMP.
- 20110313
1. Add C35 / C36 / C38 / C40 / C41 / C42 for EDS.
2. Pop C1376 / C1377 220pF for EMI.
3. Pop R1014 22ohm / C1352 22pF for EMI.
4. Pop R1055 10ohm / C1352 22pF for EMI.
5. Pop R1203 22ohm / C1515 22pF for EMI.
6. Add C43 10uF for EMI.
7. Unpop Q30 & Pop R25 for FCH Ver.A13
8. Del R53.
9. R1049 / R1185 / R1078 footprint change to 0603 R-SHORT.
10. R1178/ R1184 / R989 / R988 / R995 / R996 / R1108 / R537 / R538
- R1094 / R985 / R591 / R1161 footprint change to 0402 R-SHORT.
11. Remove MINI2.
12. Modify HPD level shift.
- 20110314
1. Add RP8 / RP9 / RP10 / RP11 / R607 for ESD.
2. SWAP USB30 pin define.
3. R1067 / R793 / R953 change to 0805 R-SHORT
4. Add U22 for Fn+F5 issue.
5. Pop L77 and unpop L87 for LVDS flash issue.
6. Add R82 for SW debug<USB PORT0>.
7. C1512 / C1513 connect to +XDPWR_SDPWR_MSPWR.
- 20110317
1. Update Power SCH.
- 20110318
1. Add T29 .
2. Add L30 for FCH M2 .
- 20110321
1. Add L31 for FCH M2 .
2. Add Q13 for AMD req.
3. Del Q30 for FCH A13.
- 20110322
1. Pop D33 / D34 / D4 for ESD.
2. Pop R730.
3. Q13 change to SB00000FG10 A0S3416.
4. Unpop LED8 / R381 (3G@) for 3G.
5. Add FCH M2 A13 Part number SC000042C60.
6. SA000008J10 change to SB00000EN00.
7. Pop R728 for factory req.
- 20110323
1. C995 / C999 / C994 / C993 / C30 / C29 / C1010 / C1009 / C5
- Change to SGA20331E10 for Power req.
- 20110324
- 1.Add AMD 128M*16 VRAM table of Whistler,Seymour
- 2.Update L29(pop),Q13(@) BOM Structure
- 20110327
1. Update Power SCH.

Pre MP Stage

- 20110416
- 1.Add C1465 100p for HW Card Reader
- 2.Change C38,C40,C41,C42 from 10p to 33p for ESD
- 3.Add APU_PWRGD 0 ohm(R615) on APU side for ESD
- APU_RST# 0 ohm(R598) on APU side for ESD
- 4.Remove HDT connector and releated nets,pins
- 5.Pop COM_MIC ESD diode:D41 for ESD
- 20110417
- 1.Mask PJ32,C9 for DFX
- 20110418
- 2.Remove Power Button SW1.
- 20110419
- 1.Delete H25 for Layout request
- 2.Add Test point of JTAG for 测试 request
- 3.Unpop C29,C30 for only 2 phase sku
- 4.Change PCB P/N from DA60000NA00 to DA20JU00100
- 5.Change C391,C392,C393 from 1uF to 0 ohm For UMA SKU
- 6.For BCM WLAN lost issue:
- Change C1339 from 4.7uF to 10uF
- Change C1340,C1341 from 0.1uF to 1uF
- 20110420
- 1.Change C1205,C1206 from 22pF to 15pF For RTC issue
- 2.Add HDMI Royalty:RO0000003HM

WHISTLER-PRO						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0001	SAM	C-die 128*16	800MHz	SA00003MQ60	K4W2G1646C-HC12	V
0010	SAM	G-die 64*16	933MHz	SA00004GS10	K4W1G1646G-BC11	
0011	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	
0100						
0101						
0110						
0111						
1000	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	V
1001	HYN	Vega-die 128*16	800MHz	SA00003VS10	H5TQ2G63BFR-12C	V
1010	HYN	Vega-die 64*16	900MHz	SA000041S40	H5TQ1G63DFR-11C	
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63DFR-12C	
1100	HYN	Vega-die 128*16	900MHz	SA00003YO20	H5TQ2G63BFR-11C	
1101						
1110						
1111	AMD	A-die 128*16	900MHz	SA00004U500	23EY4187MA11	

SEYMOUR-XT						
ID3-0	Vendor	Size	Freq	P/N	Description	Quality
0000	AMD	A-die 128*16	900MHz	SA00004U500	23EY4187MA11	
0001						
0010	SAM	C-die 128*16	933MHz	SA000047Q20	K4W2G1646C-HC11	
0011	SAM	G-die 64*16	933MHz	SA00004GS10	K4W1G1646G-BC11	
0100	SAM	E-die 64*16	800MHz	SA000035720	K4W1G1646E-HC12	V
0101	SAM	C-die 128*16	800MHz	SA00003MQ60	K4W2G1646C-HC12	V
0110						
0111						
1000						
1001						
1010						
1011	HYN	Vega-die 64*16	800MHz	SA0000324G0	H5TQ1G63DFR-12C	
1100	HYN	Orion-die 64*16	800MHz	SA000032420	H5TQ1G63BFR-12C	
1101	HYN	Vega-die 128*16	800MHz	SA00003VS10	H5TQ2G63BFR-12C	V
1110	HYN	Vega-die 64*16	900MHz	SA000041S40	H5TQ1G63DFR-11C	V
1111	HYN	Vega-die 128*16	900MHz	SA00003YO20	H5TQ2G63BFR-11C	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/08/04	Deciphered Date	2010/08/04	Title
					HW PIR / SCREW
					Document Number
					P5WS5 LA-6973P
					Rev 1.0
					Date: Thursday, April 21, 2011
					Sheet 50 of 50