


PCB STACK UP

LAYER 1 : TOP
 LAYER 2 : SVCC
 LAYER 3 : IN1
 LAYER 4 : IN2
 LAYER 5 : GND
 LAYER 6 : BOT


15.6" ZRP Block Diagram



Charger (BQ24707A)	LAN Daughter board
SYSTEM 5V/3V (RT8223MP)	P35
DDR 1.5V(TPS51216)	P36
1.1V_DUAL(TPS51211)	P37
+1.2V(TPS51211)/+2.5V	P38
+VDD_CORE 1+1 (ISL62771)	P39
+VGPU CORE(TPS51728)	P40
GPU_POWER/+1.8V_GPU	P41
VDDCI(TPS51518)	P42
Discharge /Thermal	P43

ITEM	DESCRIPTION	MARK
1	LVDS Panel Sku	LVDS@
2	eDP Panel Sku	eDP@
3	VGA Sku	EV@
4	VGA Thames Sku	EV_T@
5	VGA Mars Sku	EV_M@
6	VGA Sku for Thames and Mars stuff different value parts	EV_SP@
7	GPU 128bit Sku	EV_128@
8	GPU 128bit Sku of Special part value change	EV_128SP@
9	USB Charge Functions Sku	CH@
10	No USB Charge Functions Sku	NCH@
11	USB3.0 Re-Driver Sku	RD@
12	No USB3.0 Re-Driver Sku	NRD@
13	Always connect functions Sku	AC@
14	No Always connect functions Sku	NAC@
15	Special part value change or modify for different BOM sku	SP@

Power Sequence



Hudson M3 SM BUS

FCH SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD26 AD25	DDR / RFID
SCLK1 SDATA1 (+3V_S5)	T7 R7	not used
SCLK2 SDATA2 (+3V_S5)	H19 G19	EC
SCLK3 SDATA3 (+3VPCU)	G22 G21	BATTERY
SCL4 SDATA4 (+3V_S5)	J19 K19	not used

KBC(EC) SM BUS

KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	110 111	Battery
MBCLK_THRM MBDATA_THRM (+3VPCU)	115 116	Thermal

EC	FCH	Device I2C_Device(S)			
I2Ce_1(M)	I2Cf_2(M)	Charger	Battery		ALL/S5
I2Ce_2(M)		APU			ALL
I2Ce_3(M)					
	I2Cf_3(M)	APU			S5
	I2Cf_1(M)				S5
	I2Cf_0(M)	DDR	WLAN/3G	Image Sensor	S0

EC will Conflict with FCH.
Do not mount

U25A

AP1	P_GFX_RXP[0]	P_GFX_TXP[0]
AP2	P_GFX_RXN[0]	P_GFX_TXN[0]
AM1	P_GFX_RXP[1]	P_GFX_TXP[1]
AM2	P_GFX_RXN[1]	P_GFX_TXN[1]
AK3	P_GFX_RXP[2]	P_GFX_TXP[2]
AK4	P_GFX_RXN[2]	P_GFX_TXN[2]
AJ1	P_GFX_RXP[3]	P_GFX_TXP[3]
AJ2	P_GFX_RXN[3]	P_GFX_TXN[3]
AH4	P_GFX_RXP[4]	P_GFX_TXP[4]
AH3	P_GFX_RXN[4]	P_GFX_TXN[4]
AF2	P_GFX_RXP[5]	P_GFX_TXP[5]
AF1	P_GFX_RXN[5]	P_GFX_TXN[5]
AD1	P_GFX_RXP[6]	P_GFX_TXP[6]
AD2	P_GFX_RXN[6]	P_GFX_TXN[6]
AB3	P_GFX_RXP[7]	P_GFX_TXP[7]
AB4	P_GFX_RXN[7]	P_GFX_TXN[7]
AA1	P_GFX_RXP[8]	P_GFX_TXP[8]
AA2	P_GFX_RXN[8]	P_GFX_TXN[8]
Y4	P_GFX_RXP[9]	P_GFX_TXP[9]
Y3	P_GFX_RXN[9]	P_GFX_TXN[9]
V2	P_GFX_RXP[10]	P_GFX_TXP[10]
V1	P_GFX_RXN[10]	P_GFX_TXN[10]
T1	P_GFX_RXP[11]	P_GFX_TXP[11]
T2	P_GFX_RXN[11]	P_GFX_TXN[11]
P3	P_GFX_RXP[12]	P_GFX_TXP[12]
P4	P_GFX_RXN[12]	P_GFX_TXN[12]
N1	P_GFX_RXP[13]	P_GFX_TXP[13]
N2	P_GFX_RXN[13]	P_GFX_TXN[13]
M4	P_GFX_RXP[14]	P_GFX_TXP[14]
M3	P_GFX_RXN[14]	P_GFX_TXN[14]
K2	P_GFX_RXP[15]	P_GFX_TXP[15]
K1	P_GFX_RXN[15]	P_GFX_TXN[15]

GRAPHICS

GPP

UMI

SP@TRINITY APU_BGA813

SP : A10(AJ04655UT01)
 A8(AJ04555VT01)
 A6(AJ04455UT01)
 A4(AJ04355UT00)

AN1	PEG_TXP0_C
AN2	PEG_TXN0_C
AM4	PEG_TXP1_C
AM3	PEG_TXN1_C
AK2	PEG_TXP2_C
AK1	PEG_TXN2_C
AH1	PEG_TXP3_C
AH2	PEG_TXN3_C
AF3	PEG_TXP4_C
AF4	PEG_TXN4_C
AE1	PEG_TXP5_C
AE2	PEG_TXN5_C
AD4	PEG_TXP6_C
AD3	PEG_TXN6_C
AB2	PEG_TXP7_C
AB1	PEG_TXN7_C

FP2 only support PEG X 8

AG7	PCIE_TXP0_C
AG8	PCIE_TXN0_C
AE7	PCIE_TXP1_C
AE8	PCIE_TXN1_C
AD7	
AD8	
AB6	
AB5	

AN6	UMI_TXP0_C
AM6	UMI_TXN0_C
AP6	UMI_TXP1_C
AR6	UMI_TXN1_C
AP4	UMI_TXP2_C
AR4	UMI_TXN2_C
AP3	UMI_TXP3_C
AR3	UMI_TXN3_C

AP11	P_ZVSS
------	--------

C537	EV@0.1u/10V_4
C540	EV@0.1u/10V_4
C541	EV@0.1u/10V_4
C550	EV@0.1u/10V_4
C555	EV@0.1u/10V_4
C563	EV@0.1u/10V_4
C569	EV@0.1u/10V_4
C575	EV@0.1u/10V_4

C534	EV@0.1u/10V_4
C538	EV@0.1u/10V_4
C544	EV@0.1u/10V_4
C557	EV@0.1u/10V_4
C561	EV@0.1u/10V_4
C568	EV@0.1u/10V_4
C565	EV@0.1u/10V_4
C572	EV@0.1u/10V_4

PEG_TXP0	14
PEG_TXN0	14
PEG_TXP1	14
PEG_TXN1	14
PEG_TXP2	14
PEG_TXN2	14
PEG_TXP3	14
PEG_TXN3	14
PEG_TXP4	14
PEG_TXN4	14
PEG_TXP5	14
PEG_TXN5	14
PEG_TXP6	14
PEG_TXN6	14
PEG_TXP7	14
PEG_TXN7	14

PEG X 8

PEG X 8

FP2 only support PEG X 8

TO WLAN
TO LANTO WLAN
TO LAN

28	PCIE_RXP0_WLAN
28	PCIE_RXN0_WLAN
32	PCIE_RXP1_LAN
32	PCIE_RXN1_LAN

8	UMI_RXP0
8	UMI_RXN0
8	UMI_RXP1
8	UMI_RXN1
8	UMI_RXP2
8	UMI_RXN2
8	UMI_RXP3
8	UMI_RXN3

+1.2V_VDDP	R372	196/F_6	P_ZVDDP	AR11
------------	------	---------	---------	------

AP11	P_ZVSS	R371	196/F_6
------	--------	------	---------




Quanta Computer Inc.

PROJECT : ZRP

Size	Document Number	Rev
	APU 1/4(PCIE/UMI/GPP/HDT)	A1A

Date:	Friday, June 01, 2012	Sheet	3	of	44
-------	-----------------------	-------	---	----	----

Soldermask openings for all bottom side vias/TPs under FS1




Quanta Computer Inc.

PROJECT : ZRP


Size	Document Number	Rev
	APU 2/4(DDR3 MEM I/F)	A1A
Date:	Friday, June 01, 2012	Sheet 4 of 44




22A Maximum IDDNBspike 33A



For EMI



22A Maximum IDDspike 35A




For EMI


APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VDD_CORE	1.0V ~ 1.3V
VDDNB	+VDDNB_CORE	1.06V ~ 1.325V
VDDIO	+1.5VSUS	1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDA	+2.5V_VDDA	+2.5V


2.3A Up to DDR3-1333 @ 1.5V VDDIO



VDDP = 3.5A




VDDA = 0.75A




SP : A10(AJ04655UT01)
A8(AJ04555VT01)
A6(AJ04455UT01)
A4(AJ04355UT00)

DECOUPLING between PROCESSOR and DIMMs

Across VDDIO and VSS split





If the VSS plane is cut to create a VDDIO plane,
ceramic capacitors are connected across
the VDDIO and VSS plane split as follows







Quanta Computer Inc.

PROJECT : ZRP


Size	Document Number	Rev
	APU 4/4(Power/GND)	A1A
Date:	Friday, June 01, 2012	Sheet 6 of 44






S5_CORE_EN is necessary to connect enable pin of +3VPCU/+5VPCU regulator for S5+ mode implementation

INTRUDER_ALERT# Left not connected
(FCH has 50-kohm internal pull-up to
VBAT).



BOARD ID SETTING


[illegible]





OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.

STRAPS PINS




REQUIRED STRAPS

Remove PCI_CLK2 function

	-----	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	-----	ALLOW PCIE Gen2 DEFAULT	-----	USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	SS PLUS MODE DISABLED DEFAULT
PULL LOW	-----	FORCE PCIE Gen1	-----	IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	SS PLUS MODE ENABLED


DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH PWRGD CKT



DDR3 DIMM-A




Place these Caps near So-Dimm A









Thames(Pro,XT) and Mars Power-on sequence PX5.0(no BACO)

DGPU_PWREN


VDDC/VDDCI/1.8V_IO
MVDDQ/+PCIE_VDDC
VDDR3

PE_PWRGD

PWRGOOD

PCIE_RST#

PCIE Clock




Quanta Computer Inc.

PROJECT : ZRP


Size	Document Number	Rev
	Thames_M2/ PEG*16	A1A
Date:	Friday, June 01, 2012	Sheet 14 of 44

Thames Pro,XT Thermal


Check not stuff MOS of SMBUS
for Thames A-test





SP : Thames R=10K(CS31002JB28)
Mars R=45.3K(CS34532FB18)



Mars Thermal





Check need or not



MLPS Bit	Bits [5:1]
PS_0	01001
PS_1	11000
PS_2	00000
PS_3	00XXX

Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	






Thames Pro,XT USE


Mars USE

Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	MLPS
Hynix	H5TQ1G63DFR-11C (64M*16)	AKD5LZWTW05 * 8	1GB	0	0	0	0	000
	H5TQ2G63DFR-11C (128M*16)	AKD5MGWTW17 * 4	1GB	0	0	0	1	
		AKD5MGWTW17 * 8	2GB	0	0	1	0	
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 8	1GB	0	1	0	0	010
	K4W2G1646G-HC11 (128M*16)	AKD5MGWT500 * 4	1GB	0	1	0	1	
		AKD5MGWT500 * 8	2GB	0	1	1	0	
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 8	1GB	1	0	0	0	100
	23EY4187MC11 (128M*16)	AKD5DZWT700 * 4	1GB	1	0	0	1	
		AKD5DZWT700 * 8	2GB	1	0	1	0	

SP : Thames DDR3 Memory TYPE Set



SP : Mars DDR3 Memory TYPE Set



MLPS

R_pu	R_pd	Bits [3:1]
NC	4.75K	000
8.45K	2K	001
4.53K	2K	010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	1M	110
4.75K	NC	111



Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
1M	CS51002FB11


Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	


CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P10A (ST) 110 - 2Mbit M25P20 (ST) 111 - 4Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 100 - 512Kbit Pm25LV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA	GENLK_CLK GPIO8 GPIO21 GENERIC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX


System Memory Aperture size

GPIO9 BIOSROM		GPIO11 ROMIDCFG0	GPIO12 ROMIDCFG1	GPIO13 ROMIDCFG2
0	128M	0	0	0
0	256M	1	0	0
0	64M	0	1	0
0	32M	1	1	0



















```
SP : Thames PRO()  
      Thames XT(AJ083300T26)  
      Mars()
```




CHANNEL A: 512MB DDR3 (64M*16*4pcs)









LVDS(LDS)




CRT DB




LCD PW(LDS)




Backlight Control(LDS)




Lid Switch (HSR)




EM-6781-T3: AL006781000
APX9132H AI-TRG: AL009132001
AH9249NTR-G1: AL009249000




CTRL0, CTRL1 trace length shorter ,
and surround with GND.



PIN45=Clock input selection
'1' for 48MHz input [Default,Internal PU]
'0' for 12MHz input





5 IN 1 CARD READER CONN (SD/MMC)




SD_WP/XD_CLE/MS_CLK and MS_CLK_R trace length
shorter , surround with GND.


+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA




SATA HDD



SATA ODD



Zero Power (ODD)




Quanta Computer Inc.

PROJECT : ZRP

Size	Document Number	Rev
	SATA(HDD/ODD)	A1A

Date: Friday, June 01, 2012 Sheet 29 of 44


AUDIO CODEC




Port Configuration

- Notes:
- Port A: Headphone jack (jack shared with S/PDIF)
 - Port B: Internal MIC (mono or stereo)
 - Port C: Microphone/LI/LO jack
 - Port D: Line Out jack (Optional)
 - Port E: Line In jack (Optional)
 - Port F: Not used.
 - Port G: Internal stereo speakers
 - Port J: Internal stereo digital mic (Optional)
 - Port H: S/PDIF (jack shared with headphone)



HEADPHONE/Mic combo




Internal Speaker



Power (ADO)




INT DIP AMIC array




1. The VDD_IO and VAUX_3.3 pins should be connected to same power supply domain as HDA bus controller so that the HDA controller and codec bus interface will power-up at the same time. This will avoid bus leakage issues if using HDA controller with bus pull-up strap options. See other FET option on this page if these supplies are not on same domain as HDA controller.
2. To support Wake-on-Jack, the codec VAUX_3.3 pin must be powered from a Standby supply.
3. C309, C310, C311 are optional. Do not install unless needed for EMI/SI.

LAN& Charger DB




POWER M/B (DCD)




LED(UIF)

32


Power



Battery




HOLE(OTH)




EE RETURN-PATH CAPACITORS(EMC)


K/B(KBC)



KB_BL LED




TOUCHPAD BOARD CONN(TPD)




CPU FAN(THM)

FAN1(CPU/GPU)



FAN2(SECOND)




Quanta Computer Inc.




PROJECT : ZRP

Size	Document Number	Rev
	KB/TP/FAN	A1A
Date:	Friday, June 01, 2012	Sheet 33 of 44


EC(KBC)




SM BUS PU(KBC)



HWPG(KBC)




Placement for EC of VIN power plan




POWER-ON SWITCH (KBC)


SP: Debug use and MP no stuff in BOM



SM BUS ARRANGEMENT TABLE


SM Bus 1	Battery, FCH
SM Bus 2	APU
SM Bus 3	GPU





OCP=18A
 L ripple current
 $= (19-1.5) \times 1.5 / (0.68 \mu\text{s} \times 400 \text{K} \times 19)$
 $= 5.079 \text{A}$
 $V_{\text{trip}} = 18 - (5.079 / 2) \times 4.3 \text{mohm}$
 $= 0.06647 \text{V}$
 $R_{\text{limit}} = 0.06647 / 10 \mu\text{A} \times 8 \sim 53.183 \text{Kohm}$

	S3	S5	+1.5VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF



OCP=5A
 L ripple current


$$= (19 - 1.1) \times 1.1 / (2.2 \times 290 \times 19)$$

$$= 1.624A$$

$$V_{trip} = 6.2 - (1.624 / 2) \times 14m\Omega$$

$$= 0.07542V$$


$$R_{limit} = 0.07542 / 10\mu A \times 8 - 60.34K\Omega$$




Quanta Computer Inc.

PROJECT : ZRP

Size	Document Number	Rev
	+1.1V_DUAL(TPS51211)	A1A
Date:	Friday, June 01, 2012	Sheet 37 of 44



OCP=9A
 L ripple current
 $= (19 - 1.2) \times 1.05 / (2.2 \times 290 \times 19)$
 $= 1.762A$
 $V_{trip} = 9 - (1.762 / 2) \times 14 \text{mohm}$
 $= 0.1136V$
 $R_{limit} = 0.1136 / 10 \mu A \times 8 \sim 90.9 \text{Kohm}$




Quanta Computer Inc.


PROJECT : ZRP

Size	Document Number	Rev
	+1.2V(TPS51211)+2.5V	A1A

Date: Friday, June 01, 2012 Sheet 38 of 44




+VDDNB_CORE
TDC : 25A
PEAK : 33A
OCP : 42A
Width : 1320mil
Load Line = 4mV/A





+VDD_CORE
TDC : 26A
PEAK : 35A
OCP : 44A
Width : 1400mil
Load Line = 2.1mV/A

VDDC(V)	PWRCNTRL0 (VID4) (GPIO_15)	PWRCNTRL1 (VID3) (GPIO_20)	PWRCNTRL2 (VID2) (GPIO_16)	PWRCNTRL3 (VID1) (GPIO_29)	PWRCNTRL4 (VID0) (GPIO_30)
1.100	0	0	0	0	0
1.075	0	0	0	1	0
1.050	0	0	1	0	0
1.025	0	0	1	1	0
1.000	0	1	0	0	0
0.975	0	1	0	1	0
0.950	0	1	1	0	0
0.925	0	1	1	1	0
0.900	1	0	0	0	0
0.875	1	0	0	1	0
0.850	1	0	1	0	0
0.825	1	0	1	1	0
0.800	1	1	0	0	0



```
+VGPU_CORE
Continue current:18A
Peak current:24A
OCP minimum 28A
Loadline=1.5mV/A
```






Quanta Computer Inc.

PROJECT : ZRP

Size	Document Number	Rev
	VDDCI(TPS51518)	A1A
Date:	Friday, June 01, 2012	Sheet 42 of 44

Thermal protection



For EC control thermal protection (output 3.3V)

MODEL		REV	CHANGE LIST				Model	ZRP MB BOARD	
							Page	From	To
ZRP M/B		A	First Release				1		
							2		
							3		
							4		
							5		
							6		
							7		
							8		
							9		
							10		
							11		
							12		
							13		
							14		
							15		
							16		
							17		
							18		
							19		
							20		
							21		
							22		
							23		
							24		
							25		
							26		
							27		
							28		
							29		
							30		
							31		
							32		
							33		
							34		
							35		
							36		
							37		
							38		
							39		
							40		
							41		